ASIC design and verification enginner
- Contract
Job Description
For one of our clients in Belgium, we are looking for a hardware engineer with extensive experience in ASIC design and verification. It is for an initial 6 month contract + extensions, and fully on-site at the client's premises.
Qualifications
- At least 5 years experience of ASIC design & verification
- Block level design and specification writing
- Debugging RTL at the block level
- SystemVerilog and UVM - Fluent English
By clicking the link above or any third-party link within this posting, you are leaving this site and going to a third-party website where the third-party website's terms and privacy policy apply